

# VIVEKANANDA COLLEGE THAKURPUKUR KOLKATA-700063

NAAC ACCREDITED 'A' GRADE



Topic: counter- part 2

Course Title: Digital Electronics and VHDL

Paper: ELT-A-CC-4-09-TH

Unit: Sequential Circuit


Semester: Fourth

Name of the Teacher: Arpita Das

Name of the Department: Electronic Science

# Asynchronous up / Down Counter

3 bit Binary ripple up-down counters :-



From this fig we can see that the Q-output gives us the up-count sequence. If a link is set-up between Q-output of one flip-flop to the clock input of the next, we can see that the down count sequence is obtained from  $\bar{Q}$  output.

If the connection is made between  $\bar{Q}$  to clock input. Now the two count sequences can be obtained from a single circuit.

The count sequence of 3-bit binary up/down counter is  $\rightarrow$

$Q_2$	$Q_1$	$Q_0$	$\bar{Q}_2$	$\bar{Q}_1$	$\bar{Q}_0$
0	0	0	1	1	1
0	0	1	1	1	0
0	1	0	1	0	1
0	1	1	1	0	0
1	0	0	0	1	1
1	0	1	0	1	0
1	1	0	0	0	1
1	1	1	0	0	0

$\rightarrow$  Conversion from up-counter to down counter.

$\Rightarrow$  The flip-flops are all negative edged triggered.

$\Rightarrow$  The Q-output of a flip-flop connect the clock input of the next one.

iii) The Counter's output is taken from the Q-output

If the change any one of three feature the circuit will be count down-counter.