

VIVEKANANDA COLLEGE
THAKURPUKUR
KOLKATA-700063

NAAC ACCREDITED 'A' GRADE

Topic: Logic families

Course Title: Digital Electronics and VHDL

Paper: CC-9

Unit:

Semester: 4

Name of the Teacher: Sanchari Guha

Name of the Department: Electronics

Introduction

The first logic circuit was developed using discrete circuit components. Using advance techniques, these complex circuits can be miniaturized and produced on a small piece of semiconductor material like silicon. Such a circuit is called integrated circuit (IC). Now-a-days, all the digital circuits are available in IC form. While producing digital ICs, different circuit configurations and manufacturing technologies are used. This results into a specific logic family. Each logic family designed in this way has identical electrical characteristics such as supply voltage range, speed of operation, power dissipation, noise margin etc.

Characteristics of logic families

In this section, we discuss the different parameters which are used to characterize different logic families.

1. **HIGH-level input current, I_{IH} .** This is the current flowing into (taken as positive) or out of (taken as negative) an input, when a HIGH-level input voltage equal to the minimum HIGH-level output voltage specified for the family is applied. In the case of bipolar logic families such as TTL, the circuit design is such that this current flows into the input pin and is therefore specified as positive. In the case of CMOS logic families, it could be either positive or negative, and only an absolute value is specified in this case.
2. **LOW-level input current, I_{IL} .** The LOW-level input current is the maximum current flowing into (taken as positive) or out of (taken as negative) the input of a logic function, when the voltage applied at the input equals the maximum LOW-level output voltage specified for the family. In the case of bipolar logic

families such as TTL, the circuit design is such that this current flows out of the input pin and is therefore specified as negative. In the case of CMOS logic families, it could be either positive or negative. In this case, only an absolute value is specified.

3. **HIGH-level output current, I_{OH} .** This is the maximum current flowing out of an output when the input conditions are such that the output is in the logic HIGH state. It is normally shown as a negative number. It informs us about the current sourcing capability of the output. The magnitude of I_{OH} determines the number of inputs the logic function can drive when its output is in the logic HIGH state. For example, for the standard TTL family, the minimum guaranteed I_{OH} is $-400 \mu\text{A}$, which can drive 10 standard TTL inputs with each requiring $40 \mu\text{A}$ in the HIGH state.
4. **LOW-level output current, I_{OL} .** This is the maximum current flowing into the output pin of a logic function when the input conditions are such that the output is in the logic LOW state. It informs us about the current sinking capability of the output. The magnitude of I_{OL} determines the number of inputs the logic function can drive when its output is in the logic LOW state. For example, for the standard TTL family, the minimum guaranteed I_{OL} is 16 mA , which can drive 10 standard TTL inputs with each requiring 1.6 mA in the LOW state.
5. **HIGH-level input voltage, V_{IH} .** This is the minimum voltage level that needs to be applied at the input to be recognized as a legal HIGH level for the specified family. For the standard TTL family, a 2 V input voltage is a legal HIGH logic state.
6. **LOW-level input voltage, V_{IL} .** This is the maximum voltage level applied at the input that is recognized as a legal LOW level for the specified family. For the standard TTL family, an input voltage of 0.8 V is a legal LOW logic state.

7. **HIGH-level output voltage, V_{OH} .** This is the minimum voltage on the output pin of a logic function when the input conditions establish logic HIGH at the output for the specified family. In the case of the standard TTL family of devices, the HIGH level output voltage can be as low as 2.4V and still be treated as a legal HIGH logic state. It may be mentioned here that, for a given logic family, the V_{OH} specification is always greater than the V_{IH} specification to ensure output-to-input compatibility when the output of one device feeds the input of another.
8. **LOW-level output voltage, V_{OL} .** This is the maximum voltage on the output pin of a logic function when the input conditions establish logic LOW at the output for the specified family. In the case of the standard TTL family of devices, the LOW-level output voltage can be as high as 0.4V and still be treated as a legal LOW logic state. It may be mentioned here that, for a given logic family, the V_{OL} specification is always smaller than the V_{IL} specification to ensure output-to-input compatibility when the output of one device feeds the input of another.




Figure 1 High level Input and output current and voltage requirements





Figure 2 Low level Input and output current and voltage requirements

9. **Supply current, I_{CC} .** The supply current when the output is HIGH, LOW and in the high-impedance state is respectively designated as I_{CCH} , I_{CCL} and I_{CCZ} .
10. **Fan out:** It specifies the number of standard loads that the output of the gate can drive without affecting its normal operation. A standard load is usually defined as the amount of current needed by an input of another gate in the same family as shown in Figure 6. Sometimes, the term 'loading' is also used instead of 'fan out'. This term is derived from the fact that the output of the gate can supply a limited amount of current above which it ceases to operate properly and is said to be overloaded. The output of the gate is usually connected to the inputs of similar gates.

Figure 3 Fan out of logic gate is decided by number of loads connected to output of gate of same logic family



Each input consumes a certain amount of power from gate input so that, each additional connection adds to load the gate. These loading rules are listed for family of standard digital circuits. The rules specify the maximum amount of loading allowed for each output in the circuit.

Exceeding the specified maximum load may cause a malfunction because the circuit cannot supply the power demanded from it. Thus fan out is the maximum number of inputs that can be connected to the output of the gate and is expressed by a number.

The fanout capabilities of a gate must be considered while simplifying Boolean functions. One should use non inverting amplifiers or buffers to provide additional driving capabilities for heavy loads.

11. **Fan in:** This is the number of inputs of a logic gate. It is decided by the input current sinking capability of a logic gate as shown in Figure 4.




Figure 4 Fan in of logic gate

- 12. Power Dissipation:** This is the power supplied required to operate the gate. It is expressed in milli-watt (mW) and represents actual power dissipated in the gate. It is the number that represents power delivered to gate from the power supply. The total power dissipated in the digital system is sum of power dissipated in each digital IC.
- 13. Rise time, t_r :** This is the time that elapses between 10% and 90 % of the final signal level when the signal makes a transition from logic LOW to logic HIGH.
- 14. Fall time, t_f :** This is the time that elapses between 90 and 10 % of the signal level when the signal makes a transition from logic LOW to logic HIGH
- 15. Propagation delay t_p :** The propagation delay is the time delay between the occurrence of change in the logical level at the input and before it is reflected at the output. It is the time delay between the specified voltage points on the input and output waveforms. Propagation delays are separately defined for LOW-to-HIGH and HIGH-to-LOW transitions at the output. In addition, we also define enable and disable time delays that occur during transition between the high-impedance state and defined logic LOW or HIGH states.




Figure 5 Propagation delay parameters

- a. **Propagation delay t_{pLH} :** This is the time delay between the specified voltage points on the input and output waveforms with the output changing from LOW to HIGH.
- b. **Propagation delay t_{pHL} :** This is the time delay between the specified voltage points on the input and output waveforms with the output changing from HIGH to LOW.

It is the average transition delay time for a signal to propagate from input to output when the binary signals change in value. The signal through gate takes

a certain amount of time to propagate from the inputs to the output. The interval of time is defined as the propagation delay of the gate. Propagation delay is expressed in nanoseconds(ns)(1ns = 10^{-9} s). The signals travelling from input to output of the system pass through a number of gates. The propagation delay of the system is the sum of the propagation delays of all these gates. When the speed of operation is important, each gate must have a small propagation delay and the digital circuit must have minimum number of gates between input and output.

16. **Disable time from the HIGH state, t_{pHZ} :** Defined for a tristate device, this is the time delay between the specified voltage points on the input and output waveforms with the tristate output changing from the logic HIGH level to the high-impedance state.
17. **Disable time from the LOW state, t_{pLZ} :** Defined for a tristate device, this is the time delay between the specified voltage points on the input and output waveforms with the tristate output changing from the logic LOW level to the high-impedance state.
18. **Enable time from the HIGH state, t_{pZH} :** Defined for a tristate device, this is the time delay between the specified voltage points on the input and output waveforms with the tristate output changing from the high-impedance state to the logic HIGH level.
19. **Power dissipation.** The power dissipation parameter for a logic family is specified in terms of power consumption per gate and is the product of supply voltage V_{CC} and supply current I_{CC} . The supply current is taken as the average of the HIGH-level supply current I_{CCH} and the LOW-level supply current I_{CCL} .

20. Speed–power product. The speed of a logic circuit can be increased, that is, the propagation delay can be reduced, at the expense of power dissipation. We may recall that, when a bipolar transistor switches between cut-off and saturation, it dissipates the least power, but has a large associated switching time delay. On the other hand, when the transistor is operated in the active region, power dissipation goes up, while the switching time decreases drastically. It is always desirable to have low values for both propagation delay, and power dissipation parameters. A useful figure-of-merit used to evaluate different logic families is the speed–power product, expressed in picojoules, which is the product of the propagation delay (measured in nanoseconds) and the power dissipation per gate (measured in milliwatts).

21. Noise margin: This is the maximum noise voltage added to the input signal of digital circuit that does not cause an undesirable change in the circuit output.

There are two types of noise to be considered here

- a. DC noise :This is caused by a drift in the voltage levels of a signal
- b. AC noise: This is caused by random pulse that may be created by other switching signals.

$V_{OH(min)}$	Logic 1	↓	Logic 1	$V_{IH(min)}$
	Disallowed output voltage range		$V_{NH(min)}$	
$V_{OL(max)}$	Logic 0	↑	Logic 0	$V_{IL(max)}$
		$V_{NL(max)}$	$V_{OH(min)}$	

Figure 6 Noise Margin

This is a quantitative measure of noise immunity offered by the logic family. When the output of a logic device feeds the input of another device of the same family, a legal HIGH logic state at the output of the feeding device should be treated as a legal HIGH logic state by the input of the device being fed. Similarly, a legal LOW logic state of the feeding device should be treated as a legal LOW logic state by the device being fed. The legal HIGH and LOW voltage levels for a given logic family are different for outputs and inputs. Figure 9 shows the generalized case of legal HIGH and LOW voltage levels for output. As we can see from the two

diagrams, there is a disallowed range of output voltage levels from $V_{OL(max.)}$ to $V_{OH(min.)}$ and an indeterminate range of input voltage levels from $V_{IL(max.)}$ to $V_{IH(min.)}$. Since $V_{IL(max.)}$ is greater than $V_{OL(max.)}$, the LOW output state can tolerate a positive voltage spike equal to $(V_{IL(max.)} - V_{OL(max.)})$; and still be a legal LOW input. Similarly, $V_{OH(min.)}$ is greater than $V_{IH(min.)}$, and the HIGH output state can tolerate a negative voltage spike equal to $(V_{OH(min.)} - V_{IH(min.)})$ and still be a legal HIGH input. Here, $(V_{IL(max.)} - V_{OL(max.)})$ and $(V_{OH(min.)} - V_{IH(min.)})$ are respectively known as the LOW-level and HIGH-level noise margin.

Types of logic families

As explained in previous section, logic families are the logic circuits having identical electrical parameters. It is a group of compatible ICs with the same logic levels and supply voltages for performing various logic functions. They are fabricated using a specific circuit configuration which is referred to as a **Logic family**. The circuit design of the basic gate of each logic family is the same.

The logic family is designed by considering the basic electronic components such as resistors, diodes, transistors, and MOSFET; or combinations of any of these components. Accordingly, logic families are classified as per the construction of the basic logic circuits. Many different logic families of digital ICs have been introduced commercially are listed in table 1.

Table 1. Logic families and the components used for construction of logic family

Name of logic family	Components used
DL(Diode Logic)	Diodes
RTL(Resistor Transistor Logic)	Resistors and transistors
DTL(Diode Transistor Logic)	Diodes, transistors and resistors
TTL(Transistor Transistor Logic)	Transistors and resistors
ECL(Emitter Coupled Logic)	Transistors and diodes
PMOS(P channel Metal Oxide Semiconductor Logic)	P- MOSFETs
NMOS(N channel Metal Oxide Semiconductor Logic)	N- MOSFETs
CMOS(Complementary Metal Oxide Semiconductor Logic)	P –MOSFET and N-MOSFET

Logic families are classified according to the principle type of electronic components used in their circuitry as shown in Figure 1. They are

- a. Bipolar ICs: which uses diodes and transistors (BJT)
- b. Unipolar ICs: which uses MOSFETs




Figure 7 Classification of logic families

A. Diode Logic Circuit




Figure 8 Diode Logic

In this logic circuit, diodes D1, D2 and Resistor R are fabricated into a single IC. A and B are inputs and Y is the output of the circuit. If A=0 and B=0, both diodes D1 and D2 are forward biased and output Y= 0V i.e. logic 0. When A=0 and B=1 or A=1 and B=0, either of D1 or D2 is forward biased making the output Y=0. However, if A=B=1, both the diodes D1 and D2 are reverse biased and Y=1. Hence, this circuit represents logical AND operation i.e. $Y=A.B$.

Truth Table

A	B	Y=A. B
0	0	0
0	1	0
1	0	0
1	1	1

B. Resistor Transistor Logic(RTL)




Figure 9 Resistor Transistor Logic

In this circuit, the transistor is OFF if any one of inputs A or B is logic 0. This is


because the base emitter junction would be reverse biased. Hence, the output $Y=1$. When both $A=B=1$, transistor would be ON and output $Y=0$. Hence, this circuit acts as NOR gate. Truth table of the circuit is as shown below

Truth Table:

A	B	$Y=A \cdot B$
0	0	1
0	1	1
1	0	1
1	1	0

C. Diode transistor Logic

Figure 10 Diode Transistor Logic



In this circuit, diodes and transistors are fabricated into a single IC. When both inputs A and B is logic 0, diodes D1 and D2 are forward biased and the transistor is OFF. This is because, the emitter base junction of transistor is reverse biased and output Y is at logic 1. Hence, if one of the input is a logic 0 output Y is at logic level 1. On the other hand, if both A and B are high, diodes are reverse biased and the transistor is ON and output Y is at logic 0. Therefore, this circuit behaves like simple NAND gate. The truth table is shown below

Truth Table:

A	B	Y=A. B
0	0	1
0	1	1
1	0	1
1	1	0

