

VIVEKANANDA COLLEGE
THAKURPUKUR
KOLKATA-700063

NAAC ACCREDITED 'A' GRADE

Topic: VHDL_2

Course Title: Digital Electronics and VHDL

Paper: CC-9

Unit: -

Semester: 4

Name of the Teacher: Sanchari Guha

Name of the Department: Electronics

Adding Operators :-

+ , - , & Concatenation (B = '0'
& '1' = 010).

Multiplying Operators :-


*, /, Mod, Rem

Miscellaneous Operators :-

abs : absolute

** : exponentiation

AND process Statement :-



truth table

a	b	c
0	0	0
0	1	0
1	0	0
1	1	1

library IEEE;

use IEEE.STD-LOGIC-1164.ALL;

entity and_beh is

port (a: in STD-LOGIC;
b: in STD-LOGIC;
c: out STD-LOGIC);

end and_beh;

architecture Behavioral of and_beh is
begin

process(a, b) => (statement)


begin

c <= a and b;

end process;

end ~~and_beh~~; Behavioral;

OR gate



$$C = a + b$$

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity test-on-beh is

port (a: in STD_LOGIC;

b: in STD_LOGIC;

c: out STD_LOGIC);

end test-on-beh;

architecture Behavioral of
test-on-beh is

begin

process (a,b)

begin

if (a = '0' and b = '0') then

c <= '0';

elsif (a = '0' and b = '1') then

c <= '1';

elsif (a = '1' and b = '0') then

c <= '1';

elsif (a = '1' and b = '1') then


c <= '1';

end if;

end process;

end Behavioral;

Full adder



$$S \leftarrow A \oplus B \oplus C_{in}$$

$$C_{out} \leftarrow C_{in} \text{ and } (A \oplus B)$$

or $(A \text{ and } B) \text{ or } (C_{in} \text{ and } (A \oplus B))$

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_ARITH.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity fulladder is

port (Cin: in std_logic;
 Cout: out std_logic;
 a: in std_logic;
 b: in std_logic;
 s: out std_logic);

end fulladder;

architecture Behavioral of fulladder is

begin process (a, b, cin)

begin

if cin = '1' then

if a = '1' then

if b = '0' then

S <= '0';

Cout <= '1';

else

S <= '1';

Cout <= '0';

end if;

else

if b = '0' then

S <= '1';

Cout <= '0';

else

S <= '0';

Cout <= '1';

end if;

cin	a	b	s	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

else

if a = '0' then

if b = '0' then

s ← '0';

count ← '0';

else

s ← '0';

count ← '0';

end if;

else

if b = '0' then

s ← '1';

count ← '0';

else

s ← '0';

count ← 1;

end if;

end if;

end if;

end process;

end Behavioral;

2 to 4 line decoder

library IEEE;

use IEEE_LOGIC_1164.all;

entity decoder 2-4 is

port

a: in STD_LOGIC

b: in STD_LOGIC

w: out

x: out

y: out

z: out

;

end decoder 2-4;

architecture decoder 2-4_arc of decoder 2-4 is

begin


w ← (not a) and (not b);

x ← (not a) and b;

y ← a and (not b);

z ← a and b;

end decoder 2-4_arc;



JK FLIP FLOP

D-latch :-

(0) = 1/p

Q(1)

Q(t+1)


0
0
1

0
0
1

0
0
1

```
library IEEE ;
use IEEE.STD-LOGIC-1164.ALL;
use IEEE.STD-LOGIC-ARITH.ALL;
use IEEE.STD-LOGIC-UNSIGNED.ALL;
```

```
entity DFF1 is
    port (D: in std_logic;
          CLK: in std_logic;
          Q: out std_logic;
          QN: out std_logic);
end DFF1;
```



architecture Behavioral of DFF1 is

```
begin
    process (CLK)
    begin
        if CLK = '1' then
            Q <= D;
            QN <= NOT D;
        end if;
    end process;
end Behavioral;
```