

VIVEKANANDA COLLEGE THAKURPUKUR KOLKATA-700063

NAAC ACCREDITED 'A' GRADE

Topic: VHDL_1

Course Title: Digital Electronics and VHDL

Paper: CC-9

Unit:

Semester: 4

Name of the Teacher: Sanchari Guha

Name of the Department: Electronics

VHDL :-

- Is a hardware language.
- Full form of VHDL is VHSIC HDL or Very High Speed Integrated Circuit Hardware Description Language.
- It is used for Digital IC and not for analog IC.
- VHDL uses gate level design abstraction.

History :-

1. Department of Defence - 1980-87
2. 1987 $\Rightarrow$ got IEEE.
3. 1993 = revised edition (not synthesizable in this period).
4. 1996 = revised further (It is synthesized language and simulation tools were added).

5. ~~VHDL is~~

VHDL vs C

- VHDL is concurrent language while 'C' is Sequential.
- VHDL is synthesizable while 'C' is not.

Capability

- Case insensitive language.
- Vendor independent [Xilinx, Altera, Modelsim]
- It support Synthesis.
- It support simulation.

VHDL Capabilities

It support a value logic system:-

'0' = strong zero.

'1' = strong One.

'L' = low weak zero.

'H' = weak One.

'Z' = High Impedance or strong Tri-state.

'W' = low " or weak " .

'U' = Uninitialized.

'X' = Foreign Unknown.

'-' = Don't Care

Program structure in VHDL :-

1. Library.
2. Entity.
3. Architecture

1.

Library ieee;

Use ieee.std_logic_1164.all;

↓
• Using IEEE library.

→ use above package completely.

• Use std_logic_1164 - package of the library.

2. (It is used to declare i/p o/p port.)

entity abcd is

name of entity.

port (a: in std_logic;

↓
i/p data type termination

b: in std_logic;

c: out std_logic);

bit, billion, variable.

end abcd;

3. Architecture (we write logic of program).

architecture myabcd of abcd is

name of architecture

begin

output <= input 1 and input 2;

end myabcd;

Types of Modeling Style:-

- Data Flow modeling.
- Behavioral modeling.
- Structural modeling.
- Hybrid modeling.

VHDL operators:-

- Logical Operators.
- Relational u.
- Shift u.
- Adding u.
- Multiplying u.
- Miscellaneous u.

Logical operator:-

and, or, nand, nor, xor, xnor, not

Relational Operator:-

=, /=, <, <=, >, >=

Shift operators:-

Sll = shift logical left.

Srl = u u right.

Sla = u arithmetic left.

Sra = u u right.

Rol = rotate left.

Ror = u (right arithmetic)

$$0011 \text{ sll } 1 = 0110$$

$$1100 \text{ srl } 2 = 0011$$

$$1100 \text{ sla } 1 = 1000 \text{ (See right most is '0', insert '0')}$$

$$1100 \text{ sra } 2 = 1101 \text{ (See left most is '1', insert '1')}$$

$$1010 \text{ rol } 1 = 0101$$

$$0011 \text{ ror } 1 = 1001$$

$$(1100 \text{ ror } -1 = 1100 \text{ rol } 1 = 0101)$$