

VIVEKANANDA COLLEGE  
THAKURPUKUR  
KOLKATA-700063

NAAC ACCREDITED 'A' GRADE

Topic: Combinational logic analysis and design \_2

Course Title: Digital Electronics and VHDL

Paper: CC-9

Unit:


Semester: 4

Name of the Teacher: Sanchari Guha


Name of the Department: Electronics

# Decoder:-

A decoder is a combinational circuit with  $n$ -bit input and  $m$  number of mutually exclusive outputs. The mutually exclusive output means that the decoder circuit makes only one output (active high or active low) among the  $m$  possible outputs and this output is unique and depends on the input code applied to the  $n$ -bit input. Using these  $n$ -bits we can have maximum  $2^n$  codes, so the maximum number of mutually exclusive output may be  $m = 2^n$ . If there are two input (i.e.  $n=2$ ), we have  $2^2 = 4$  no of codes and therefore the no of mutually exclusive outputs is  $m=4$ . So when  $n=2$  and  $m=4$  the decoder is known as 2-to-4 decoder.



2 to 4 decoder with active high outputs



2 to 4 decoder with active low outputs.

⇓

Input		outputs			
B	A	$Y_0$	$Y_1$	$Y_2$	$Y_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

⇓

Input		outputs			
B	A	$\bar{Y}_0$	$\bar{Y}_1$	$\bar{Y}_2$	$\bar{Y}_3$
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

## Design of A 2-to-4 Decoder:-

- i) if the inputs  $AB = 00 = 2\text{-bit minterm code of } m_0$  at the input then only  $Y_0 = 1$  for active high  
 $\bar{Y}_0 = 0$  for active low o/p
- ii) if  $AB = 01 = 2\text{-bit minterm code of } m_1$  at the input then only  $Y_1 = 1$  for active high o/p  
 $\bar{Y}_1 = 0$  for active low o/p
- iii) if  $AB = 10 = 2\text{-bit minterm code of } m_2$  at the input then only  $Y_2 = 1$  for active high o/p  
 $\bar{Y}_2 = 0$  for active low o/p
- iv) if  $AB = 11 = 2\text{-bit minterm code of } m_3$  at the input then only  $Y_3 = 1$  for active high o/p  
 $\bar{Y}_3 = 0$  for active low o/p

Using the above conditions we may write the logic equations for the outputs as follows:


i)  $Y_0 = \bar{A}\bar{B}$ ,  $Y_1 = \bar{A}B$ ,  $Y_2 = A\bar{B}$ ,  $Y_3 = AB$ ;  
 for a 2-to-4 decoder with active-high outputs.

ii)  $\bar{Y}_0 = \overline{\bar{A}\bar{B}}$ ,  $\bar{Y}_1 = \overline{\bar{A}B}$ ,  $\bar{Y}_2 = \overline{A\bar{B}}$ ,  $\bar{Y}_3 = \overline{AB}$ ;  
 for a 2-to-4 decoder with active-low outputs.


If we include enable,

A)  $Y_0 = \bar{A}\bar{B}\bar{E}_N$ ,  $Y_1 = \bar{A}B\bar{E}_N$ ,  $Y_2 = A\bar{B}\bar{E}_N$ ,  
 $Y_3 = AB\bar{E}_N$  for active high outputs.

B)  $\bar{Y}_0 = \overline{\bar{A}\bar{B}\bar{E}_N}$ ,  $\bar{Y}_1 = \overline{\bar{A}B\bar{E}_N}$ ,  $\bar{Y}_2 = \overline{A\bar{B}\bar{E}_N}$ ,  
 $\bar{Y}_3 = \overline{AB\bar{E}_N}$  for active low outputs.



2-to-4 decoder with high o/p




2 to 4 decoder with low o/p


### Cascading of Decoders:-

- Cascading two 2-to-4 decoders to obtain a 3-to-8 decoder:

For this purpose we would use IC 74LS55 which is a popular 2-to-4 decoder. This decoder IC chip has two units. Unit-I has two enable inputs - one active high and one active low. But the unit-II has two active low enable inputs. It has two common address lines.



Now, by cascading these two units, we may easily have an equivalent 3-to-8 decoder.



Now the function table:→


Inputs				Outputs							
Enable/EP	Address Line			$\overline{1Y_0}$	$\overline{1Y_1}$	$\overline{1Y_2}$	$\overline{1Y_3}$	$\overline{2Y_0}$	$\overline{2Y_1}$	$\overline{2Y_2}$	$\overline{2Y_3}$
1C	c	B	A	$\overline{Y_0}$	$\overline{Y_1}$	$\overline{Y_2}$	$\overline{Y_3}$	$\overline{Y_4}$	$\overline{Y_5}$	$\overline{Y_6}$	$\overline{Y_7}$
1	0	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	0	1	1	1	1	1	1
1	0	1	0	1	1	0	1	1	1	1	1
1	0	1	1	1	1	1	0	1	1	1	1
1	1	0	0	1	1	1	1	0	1	1	1
1	1	0	1	1	1	1	1	1	0	1	1
1	1	1	0	1	1	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	1	1	0

Circuit operation:


The enable i/p are connected in such a way that simultaneously two units of IC 74155 cannot operate. When  $c=0$ , the 2nd unit will be off, BA varies from 00 to 11, we get  $\overline{1Y_0}$  to  $\overline{1Y_3}$ . And when  $c=1$ , 1st unit will off and 2nd unit will on and BA varies from 00 to 11, we get  $\overline{2Y_0}$  to  $\overline{2Y_3}$ .

Cascading of two 3 to 8 decoders to obtain a 4 to 16 decoder :-

For this purpose we would use a popular 3-to-8 decoder IC chip 74138. It contains three address inputs (C, B, A) and 8 active low o/p's. There are 3 enable i/p's - one active high ( $G_{11}$ ) enable input and two active low ( $G_{2A}$  and  $G_{2B}$ ) enable i/p's.



Now by using IC 74138 we can make 4-to-16 decoder



Block diagram

Function Table

Enable I/P			Address I/P				output																
$G_1$	$G_2A$	$G_2B$	D	C	B	A	$\bar{Y}_0$	$\bar{Y}_1$	$\bar{Y}_2$	$\bar{Y}_3$	$\bar{Y}_4$	$\bar{Y}_5$	$\bar{Y}_6$	$\bar{Y}_7$	$\bar{Y}_8$	$\bar{Y}_9$	$\bar{Y}_{10}$	$\bar{Y}_{11}$	$\bar{Y}_{12}$	$\bar{Y}_{13}$	$\bar{Y}_{14}$	$\bar{Y}_{15}$	
1	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	0	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	0	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	0	1	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	1	0	0	1	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	1	0	1	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1
1	0	0	0	1	1	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
1	0	0	0	1	1	1	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1
1	0	0	1	0	0	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1
1	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1
1	0	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1
1	0	0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1
1	0	0	1	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1
1	0	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1
1	0	0	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0

### Circuit operation :-

When  $D=0$ , unit I will be on and unit-II will be off. For the eight combinations of CBA starting from 000 to 111, we get active low o/p's from  $\overline{Y_0}$  to  $\overline{Y_7}$  from unit I.

When  $D=1$ , unit I will be off and unit II will be on. Then, for the eight input combinations of CBA, we get active low o/p's through the pin  $\overline{Y_8}$  to  $\overline{Y_{15}}$  from unit -II.

### Decoder as a Minterm Generator :-

A decoder may be called a minterm generator because the output of a  $n$ -to- $2^n$  decoder can be expressed using the minterm code of the  $n$  input variables.

$$F = \sum m(0,1,3,6) = m_0 + m_1 + m_3 + m_6 = \overline{m_0} \cdot \overline{m_1} \cdot \overline{m_3} \cdot \overline{m_6}$$

the above function can be realized using 3-to-8 decoder,

