

VIVEKANANDA COLLEGE
THAKURPUKUR
KOLKATA-700063

NAAC ACCREDITED 'A' GRADE



Topic: Combinational logic analysis and design

Course Title: Digital Electronics and VHDL

Paper: CC-9

Unit:

Semester: 4

Name of the Teacher: Sanchari Guha

Name of the Department: Electronics

1 bit magnitude Comparator :-

Magnitude Comparator compares the magnitude of two numbers expressed in binary.

The truth table of 1 bit magnitude Comparator is given below :->

A magnitude comparator circuit gives three possible outputs - $(A=B)_0$, $(A>B)_0$, $(A<B)_0$.

Input		Output		
A	B	$(A>B)_0$	$(A=B)_0$	$(A<B)_0$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0


The following logic expressions :-

$$(A>B)_0 = A \cdot \bar{B}$$

$$(A<B)_0 = \bar{A} \cdot B$$

$$(A=B)_0 = \bar{A} \cdot \bar{B} + A \cdot B = A \odot B$$

Therefore the logic circuit ->



2 bit magnitude Comparator :-

The 2 bit magnitude comparator compares two variables, say A and B. Each of the variables contains 2 bits, individually.

Therefore $A = A_1 A_0$ and $B = B_1 B_0$.

(i) when the magnitude of the variable A is equal to that of variable B, $(A=B)_0$ becomes

HIGH.

(ii) when the magnitude of variable A is greater than that of variable B, $(A>B)_0$ output becomes HIGH.

(iii) when the magnitude of the variable A is smaller than that of the variable B, $(A<B)_0$ become high.

So the output will be,

$$(A>B)_0 = (A_1 > B_1) \text{ OR } (A_1 = B_1) \text{ AND } (A_0 > B_0)$$
$$= A_1 \bar{B}_1 + (A_1 \odot B_1) (A_0 > \bar{B}_0)$$

$$(A<B)_0 = (A_1 < B_1) \text{ OR } (A_1 = B_1) \text{ AND } (A_0 < B_0)$$
$$= \bar{A}_1 B_1 + (A_1 \odot B_1) \cdot (\bar{A}_0 B_0)$$

$$(A=B)_0 = (A_1 = B_1) \text{ AND } (A_0 = B_0)$$

$$= (A_1 \odot B_1) \cdot (A_0 \odot B_0)$$

4 bit magnitude comparator :-

(Variable)

$$A = \begin{matrix} A_3 & A_2 & A_1 & A_0 \\ \text{(MSB)} & & & \text{(LSB)} \end{matrix}$$

$$B = \begin{matrix} B_3 & B_2 & B_1 & B_0 \\ \text{(MSB)} & & & \text{(LSB)} \end{matrix}$$

So there can be three cases.

Case 1 $\Rightarrow (A=B)_0 \Rightarrow (A_3=B_3) \text{ AND } (A_2=B_2) \text{ AND } (A_1=B_1) \text{ AND } (A_0=B_0)$
 $\Rightarrow (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) (A_0 \odot B_0)$

Case 2 $\Rightarrow (A > B)_0 \Rightarrow (A_3 > B_3) \text{ OR } (A_3 = B_3) \text{ AND } (A_2 > B_2)$
 $\text{OR } (A_3 = B_3) \text{ AND } (A_2 = B_2) \text{ AND } (A_1 > B_1)$
 $\text{OR } (A_3 = B_3) \text{ AND } (A_2 = B_2) \text{ AND } (A_1 = B_1) \text{ AND } (A_0 > B_0)$

$$\Rightarrow A_3 \bar{B}_3 + (A_3 \odot B_3) (A_2 \bar{B}_2) + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \bar{B}_1) + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) (A_0 \bar{B}_0)$$


Case 3 $\Rightarrow (A < B)_0 \Rightarrow (A_3 < B_3) \text{ OR } (A_3 = B_3) \text{ AND } (A_2 < B_2)$
 $\text{OR } (A_3 = B_3) \text{ AND } (A_2 = B_2) \text{ AND } (A_1 < B_1) \text{ OR } (A_3 = B_3)$
 $(A_2 = B_2) \text{ AND } (A_1 = B_1) \text{ AND } (A_0 < B_0)$

$$= \bar{A}_3 B_3 + (A_3 \odot B_3) (\bar{A}_2 B_2) + (A_3 \odot B_3) (A_2 \odot B_2) (\bar{A}_1 B_1) + (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) (\bar{A}_0 B_0)$$

MULTI PLEXER :-

Multiplexing means transmitting a large number of information units over a small number of channels or lines. The multiplexer is a circuit in general may have M data inputs and one o/p line. The relationship between this M and N is $M = 2^N$. where $M =$ data input and $N =$ select lines. The MUX with M input and 1 output is mentioned as ~~M:1~~ (M:1) or M-to-1 MUX or as M:1 MUX.

Design of A 4:1 MUX :-




I_0 to I_3 these four lines are inputs. y is at only one input. S_1, S_0 are the select line.

Function table of a 4:1 MUX :-

Enable EN	Select S_1	Inputs S_0	Selected input	Output y
0	0	0	I_0	I_0
0	0	1	I_1	I_1
0	1	0	I_2	I_2
0	1	1	I_3	I_3
1	X	X	None	0


The enable
From the function table \rightarrow

$$Y = (\bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3) \bar{EN}$$



Cascading of Multiplexer \rightarrow


Design of 8:1 MUX using two 4:1 MUXs and OR gate \rightarrow



Input					Output		
C	B	A	EN1	EN2	Y1	Y2	F
0	0	0	0	1	D ₀	0	D ₀
0	0	1	0	1	D ₁	0	D ₁
0	1	0	0	1	D ₂	0	D ₂
0	1	1	0	1	D ₃	0	D ₃
1	0	0	1	0	0	D ₄	D ₄
1	0	1	1	0	0	D ₅	D ₅
1	1	0	1	0	0	D ₆	D ₆
1	1	1	1	0	0	D ₇	D ₇

Design of 8:1 MUX using Two 4:1 MUX


2:1 MUX:-



Function table

Input			Output		
C	B	A	Y ₁	Y ₂	F
0	0	0	D ₀	D ₄	D ₀
0	0	1	D ₁	D ₅	D ₁
0	1	0	D ₂	D ₆	D ₂
0	1	1	D ₃	D ₇	D ₃
1	0	0	D ₀	D ₄	D ₄
1	0	1	D ₁	D ₅	D ₅
1	1	0	D ₂	D ₆	D ₆
1	1	1	D ₃	D ₇	D ₇

Designing an 8:1 MUX using only 4:1 MUX:-




C	Selected Lines		Selected I/p	Y ₁	Y ₂	output
	B	A				Y ₃
0	0	0	I ₀ , I ₄	I ₀	I ₄	I ₀
0	0	1	I ₁ , I ₅	I ₁	I ₅	I ₁
0	1	0	I ₂ , I ₆	I ₂	I ₆	I ₂
0	1	1	I ₃ , I ₇	I ₃	I ₇	I ₃
1	0	0	I ₀ , I ₄	I ₀	I ₄	I ₄
1	0	1	I ₁ , I ₅	I ₁	I ₅	I ₅
1	1	0	I ₂ , I ₆	I ₂	I ₆	I ₆
1	1	1	I ₃ , I ₇	I ₃	I ₇	I ₇

MUX As a Logic Function generator using Implementation table Method :-

Implement the function $F = \sum m(0, 1, 3, 6, 7, 8, 11, 12)$ using a 8:1 MUX using implementation


Soln using MSB A

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
\bar{A}	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
	1	A	0	1	A	0	1	A




using LSB D

	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
\bar{D}	0	2	4	6	8	10	12	14
D	1	3	5	7	9	11	13	15
	1	D	0	1	D	D	D	D



Multiplexer as Universal Logic Module :->



$$Y = \bar{S}_0 I_0 + S_0 I_1$$

1) AND gate :-

$$X = AB$$

$$Y = \bar{S}_0 I_0 + S_0 I_1$$


$$X = \bar{A} \cdot 0 + AB$$

by Comparing

$$S_0 = A$$

$$I_0 = 0$$

$$I_1 = B$$



2) OR gate :-


$$Y = A + B$$

$$= A + B(A + \bar{A})$$

$$= A + AB + \bar{A}B$$

$$= \bar{A}B + A(1 + B)$$

$$= \bar{A}B + A \cdot 1$$



Therefore, $S_0 = A$

$$I_0 = B$$

$$I_1 = 1$$

NOT gate \Rightarrow

$$x \Rightarrow \bar{A}$$


$$y \Rightarrow \bar{s}_0 I_0 + s_0 I_1$$

$$\Rightarrow \bar{A} \cdot 1 + A \cdot 0$$

$$s_0, \quad A = s_0$$

$$I_0 = 1$$

$$I_1 = 0$$



4) NAND gate :-

$$F = \overline{AB} = \overline{A+B} = \overline{A \cdot 1 + (\bar{A}+A)\bar{B}}$$

$$= \bar{A} \cdot 1 + \bar{A}\bar{B} + A\bar{B}$$


$$= \bar{A}(1+\bar{B}) + A\bar{B}$$

$$= \bar{A} \cdot 1 + A\bar{B}$$

$$s_0, \quad s_0 = A$$

$$I_0 = 1$$

$$I_1 = \bar{B}$$



5) NOR gate :-

$$F = \overline{A+B} = \overline{A \cdot B} = \overline{A \cdot B} + A \cdot 0$$

$$\therefore \text{Therefore, } s_0 = A, \quad I_0 = \bar{B}, \quad I_1 = 0$$

