

VIVEKANANDA COLLEGE
THAKURPUKUR
KOLKATA-700063

NAAC ACCREDITED 'A' GRADE

Topic: 8085 Instruction and programming

Course Title: Microprocessor and Microcontrollers

Paper: GE-4

Unit:

Semester: 4

Name of the Teacher: Sanchari Guha

Name of the Department: Electronics

Depending on the operation of the available instruction we have the following categories,

- i) Data transfer group.
- ii) Arithmetic group.
- iii) Logical group.
- iv) Branch Control group.
- v) Machine Control group.

i) Data transfer group :-

1) MVI r, data

e.g → MVI E, 12H

MVI H, 02H

MVI L, ABH

MVI A, 32H

MVI M, C5H

r = register

[Move immediately in register E] 12H

2) MOV r1, r2

e.g → MOV B, L, B

MOV H, A

MOV A, M

r1 = Destination register

r2 = Source register


3) LDA memory address
(Load Directly accumulator)

e.g → LDA C500H

[Load accumulator directly with the content of the specified memory address]

4) STA memory address [Store the Content of Accumulation into the Specified memory add]

e.g) STA C500H



Write an ALP to Swap the Content of two registers. & Load XXH in register B and YYH in register C.

```

    graph TD
      Start([Start]) --> Init[Reg B = XXH  
Reg C = YYH]
      Init --> Step1[Reg E = YYH  
Reg B to Reg C]
      Step1 --> Step2[Reg E to Reg B]
      Step2 --> Stop([Stop])
  
```

Memory Address	Opcode	Mnemonics	Operands	Comments
8000H	MVI 06, XX	MVI	B, XXH	Reg B = XXH
8001H	0E 0E, YY	MVI	C, YYH	Reg C = YYH
8004H	59	MOV	E, C	the content of register C in reg E
8005H	48	MOV	C, B	the content of reg B in reg C
8006H	43	MOV	B, E	the content of reg E in reg B
8007H	76	HLT		

ii) Arithmetic Group:-

1) ADD $r_0 \rightarrow [A] = [A] + [r_0]$

e.g. \rightarrow ADD B $\rightarrow [A] = [A] + [B]$

ADD H

ADD M

2) ADI data \rightarrow ADD immediately the content of accumulator to the specified data.

e.g. \rightarrow ADI 05H

$[A] = [A] + \text{data}$.

3) ADC $r_0 \rightarrow [A] = [A] + [r_0] + \text{Carry}$

e.g. \rightarrow ADC B $\rightarrow [A] = [A] + [B] + \text{Carry}$.

4) ACI data $\rightarrow [A] = [A] + \text{data} + \text{Carry}$.

e.g. \rightarrow ACI 32H $\rightarrow [A] = [A] + 32H + \text{Carry}$

5) SUB $r_0 \rightarrow [A] = [A] - [r_0]$

e.g. \rightarrow SUB C $\rightarrow [A] = [A] - [C]$

6) SBI data $\rightarrow [A] = [A] - \text{data}$

e.g. \rightarrow SBI 06H


7) SBB $r_0 \rightarrow [A] = [A] - [r_0] - \text{borrow}$

e.g. \rightarrow SBB D $\rightarrow [A] = [A] - [D] - \text{borrow}$

8) SBI data $\rightarrow [A] = [A] - \text{data} - \text{borrow}$

e.g. \rightarrow SBI 59H $\rightarrow [A] = [A] - 59H - \text{borrow}$

Write an ALP to add to 8 bit data.
 Now subtract 05H from the sum.
 Load the inputs in register H and
 reg L and store the final result
 in memory address C900H.



Memory address	opcode	Mnemonics	Operands	Comments
8000H	26, XX	MVI	H, XXH	H = XXH
8001H	2E, YY	MVI	L, YYH	L = YYH
8002H	7C	MOV	A, H	get the data contained in reg H into A
8003H	85	ADD	L	from H to A A = A + L
8004H	D6, 59	SBI	59 H	A = A - 59H
8005H	32, 00, C9	STA LDA	C900H	Move data store the result in memory
8006H 800AH 80BH	76	HLT		

Instruction:-
logical group:-

Instructions for OR operation:-

1) ORA r

$$[A] = [A] \text{ OR } [r]$$

$$03H \rightarrow 0000 \quad 0011$$

$$\begin{array}{r} 92H \rightarrow 1001 \quad 0010 \quad [OR] \\ \hline 1001 \quad 0011 \\ \hline 9 \quad 3 \quad H \end{array}$$

e.g. → ORA B

$$[A] = [A] \text{ OR } [B]$$

$$\begin{array}{r} 56 \rightarrow 0101 \quad 0110 \quad [OR] \\ 08 \rightarrow 0000 \quad 1000 \\ \hline 0101 \quad 1110 \\ \hline 5 \quad E \end{array}$$

2) ORI data.

$$[A] = [A] \text{ OR } \text{data.}$$

e.g. → ORI 08H

Instruction for AND operation:-

1) ANA r

e.g. → ANA H

$$[A] = [A] \text{ AND } [H]$$

$$\begin{array}{r} A \rightarrow \\ A \rightarrow 62H \quad 0110 \quad 0010 \\ H \rightarrow 99H \quad 1001 \quad 1001 \\ \hline 0000 \quad 0000 \\ \hline 0 \quad 0 \end{array}$$

2) ANI data.

e.g. → ANI 32H.

Instruction for X-OR operation:-

1) XRA r

$$[A] = [A] \oplus [r]$$

e.g. → XRA C

$$[A] = [A] \oplus [C]$$

2) XRI data.

e.g. XRI 05H

• Instruction for 1's complement (NOT):-

CMA (Complement of the content of accumulator)

Write an ALP to find out the ~~the~~ 2's complement of the content of register B (55H).

8000H	MVI	B, 55H
8002H	MOV	A, B
8004H	CMA	
8005H	ADI	01H
8006H	HLT	

move data 55H to reg B
 move content of B to ~~reg~~ Acc.
 1's complement
 $[A] = [A] + 01H$
 / 2's complement
 Halt.

Logical Comparison :-

1) CMP r

$[A] \sim [r]$

e.g.

CMP B

$[A] \sim [B]$

(no result generated. only flags are effected)

$r \sim 5$ $r \sim 7$
 $C_s = 0$ $Z = 1$
 $Z = 0$
 $S = 0$

$r \sim 9$

$C_z = 1$

$S = 1$


2) CPI data.

$[A] \sim \text{data.}$

left Shift / right Shift (rotation)

RLC (exclusively on the content of accumulator)

Rotated left the content of accumulator by one bit.



RRC

Rotated right the content of accumulator by one bit.

the carry flag is not effected.

RAL

Rotated the content of accumulator left by one bit through carry status flag.

RAR

Rotated the content of accumulator right by one bit through carry flag.

Arithmetic group:-

> INX rp

r = register pair

$$[rp] = [rp] + 1$$

e.g. INX D \Rightarrow [DE] = [DE] + 1

INX H \Rightarrow [HL] = [HL] + 1

INX B \Rightarrow [BC] = [BC] + 1

let H = C0H

L = 00H

INR H

INR H [H] = [H] + 1

\Rightarrow C1H

INX H [HL] = [HL] + 1

\Rightarrow C001H


> DCX rp.

e.g. DCX H

DCX D

DCX B.

blen
 Write an ALP to add two 8 bit data.
 Load the inputs in C500H and C501H.
 Store the sum in D500H.



Memory add	Opcodes	Mnemonics	Operands	Comments
8000H	21,00,C5	LXI	H, C500H	Load HL pair with the address of C500H
8003H	7E	MOV	A , M	move the data to Accumulator from M
8004H	23	INX	H	[HL] = [HL] + 1
8005H	86	ADD	M	[A] = [A] + M
8006H	32,00,D5	STA	D500H	Store data in D500H
8009H	76	HLT		Halt.

Data transfer Group:-

Let 1234 H is kept in C500H and C501H

C501H

12 upper 8 bits of data.

C500H

34 lower 8 bits of data.

1 LHLD memory address

(Load HL pair with the 16 bit content of "memory address" and "memory address+1")

e.g. →

LHLD C500H

2 XCHG

(exchange the contents between HL pair and DE pair)

3 SHLD memory address

e.g. →

(store the content of HL pair in two consecutive memory location)

H	L
43	21
D	E
+ 12	34
55	55
H	L
D509H	D508H

e.g. → SHLD D508